News

Enabling the Future of Display and Flexible Electronics
Release Date:2025/7/28 15:32:12

Core Technical Advantages

Photonic Integrated Circuits (PICs)—microchips that integrate multiple photonic components (lasers, modulators, detectors, waveguides, and switches) on a single substrate—revolutionize light-based technologies by overcoming the limitations of discrete photonic components. Unlike traditional discrete optical systems (which require bulky fiber connections and separate components), PICs deliver unprecedented miniaturization, speed, and energy efficiency, addressing the bandwidth and power bottlenecks of 5G/6G networks, data center interconnects (DCIs), and emerging optical computing systems.

Compared to discrete photonic systems, PICs achieve a 99% reduction in volume (a 10×10mm PIC replaces a 1×1m discrete system) and a 1000x increase in component density (100+ photonic components per chip vs. 1-2 per discrete module). This miniaturization is critical for space-constrained applications: a PIC-based 100Gbps transceiver occupies 5cm³, vs. 500cm³ for a discrete transceiver—enabling integration into compact 5G base stations and satellite payloads.

In terms of speed and energy efficiency, PICs support terabit-per-second (Tbps) data rates (vs. gigabit-per-second (Gbps) for electronic integrated circuits, EICs) with 100x lower energy consumption per bit (1-5 femtojoules/bit vs. 500-1000 femtojoules/bit for EICs). For example, a silicon-based PIC transceiver for data centers consumes 3W to transmit 100Gbps, vs. 30W for an equivalent electronic transceiver—cutting annual energy costs for a 10,000-port data center by $1.2 million (per the 2024 Photonic Integrated Circuits Market Report by Yole Group).

PICs also offer superior reliability: integrated waveguides (instead of fiber connections) reduce signal loss by 50% (0.1 dB/cm vs. 0.2 dB/cm for fiber) and eliminate alignment errors (a major source of failure in discrete systems). This increases mean time between failures (MTBF) to 2 million hours, vs. 500,000 hours for discrete photonic systems.

交叉 706.jpg

Key Technical Breakthroughs

Recent innovations in substrate materials, component integration, and manufacturing have addressed historical limitations of PICs, such as limited component compatibility, high insertion loss, and high production costs.

1. Broadband Substrate Materials for Multi-Component Integration

Traditional PICs relied on single-material substrates (e.g., indium phosphide, InP, for lasers; silicon for waveguides), limiting integration of diverse components. The development of hybrid photonic integration (combining multiple materials on a single substrate) has enabled full-system PICs:

InP-on-Silicon Heterogeneous Integration: InP (for high-performance lasers and detectors) is bonded to silicon (for low-loss waveguides and modulators), enabling PICs with 100Gbps transmit-receive (TRx) capability. Intel’s 100Gbps PIC transceiver uses this approach, achieving 100Gbps data rates with 3W power consumption—50% lower power than InP-only PICs.

Silicon Nitride (Si₃N₄) Waveguides: Si₃N₄ waveguides offer ultra-low loss (0.01 dB/cm at 1550nm) and broad wavelength compatibility (400nm-2300nm), vs. silicon waveguides (0.1 dB/cm, limited to 1100nm-1700nm). These waveguides enable PICs for visible-light sensing (e.g., LiDAR) and mid-infrared spectroscopy (e.g., chemical detection). Broadcom’s Si₃N₄-based LiDAR PIC achieves 100m detection range with 0.1° angular resolution—3x better than discrete LiDAR systems.

2. High-Speed Modulators and Lasers for Tbps Data Rates

Modulators (which encode electrical signals onto light) and lasers (light sources) are critical for PIC performance, and recent advancements have pushed their limits:

Electro-Optic Polymer Modulators: These modulators achieve 100Gbps modulation speed (vs. 40Gbps for traditional lithium niobate modulators) with 50% lower drive voltage (1V vs. 2V). They are integrated into PICs for 5G mmWave backhaul, where high speed and low power are essential. Nokia’s 5G mmWave PIC uses polymer modulators to transmit 100Gbps signals over 10km fiber—enabling seamless connectivity between 5G base stations.

Quantum Dot Lasers: Quantum dot lasers (grown on InP substrates) offer 100,000-hour lifetime (vs. 50,000 hours for quantum well lasers) and stable operation across -40°C to 85°C. When integrated into PICs, they enable reliable long-haul communication: Ciena’s 800Gbps long-haul PIC uses quantum dot lasers to transmit signals over 800km without amplification—double the distance of quantum well-based PICs.

3. Low-Cost Manufacturing via Wafer-Scale Processing

Traditional PIC manufacturing relied on expensive lithography and bonding processes, limiting scalability. The adoption of wafer-scale integration (WSI) has reduced costs by 70%:

8-Inch Wafer Processing: PICs are now manufactured on 8-inch silicon wafers (vs. 4-inch InP wafers), increasing per-wafer yield from 100 to 1000 PICs. This scales production for high-volume applications like data center transceivers. Marvell’s 8-inch silicon PIC production line produces 1 million PICs per year—enough to meet 30% of global data center transceiver demand.

Self-Aligned Lithography: This process reduces alignment errors between PIC components to <10nm (vs. 50nm for traditional lithography), cutting insertion loss by 30% (from 0.5 dB to 0.35 dB). It is critical for dense PICs with 100+ components, where even small alignment errors cause significant performance degradation.

4. Co-Packaging with Electronic ICs for Hybrid Computing

To combine the speed of PICs with the processing power of EICs, photonic-electronic co-packaging has emerged: PICs are directly bonded to EICs (e.g., CPUs, GPUs) using micro-bumps (10μm pitch), reducing signal latency between them by 90% (from 10ns to 1ns). This enables hybrid optical-electronic computing for AI workloads:

NVIDIA’s H100 GPU with co-packaged PIC achieves 1.6TB/s optical interconnect bandwidth (vs. 600GB/s for electronic interconnects), reducing data transfer time for large AI models (e.g., GPT-4) by 40%. This cuts AI training time from 7 days to 4.2 days—critical for accelerating AI innovation.